

## © EPODOC / EPO

**PN** - JP58114145 A 19830707  
**PD** - 1983-07-07  
**OPD** - 1981-12-28  
**PR** - JP19810210243 19811228  
**TI** - MONITORING SYSTEM FOR FAULT OF MASTER MICROPROCESSOR  
**IN** - WAKAHARA YASUSHI; ISOGAWA YOUICHI; MAEDA MASAHIITO  
**PA** - KOKUSAI DENSHIN DENWA CO LTD; NIPPON ELECTRIC CO  
**EC** - G06F11/00B1  
**IC** - G06F11/20 ; G06F11/30 ; G06F15/16  
**FI** - G06F11/30&310A ; G06F11/34&H ; G06F15/16&460T ; G06F15/177&678F

## © PAJ / JPO

**PN** - JP58114145 A 19830707  
**PD** - 1983-07-07  
**AP** - JP19810210243 19811228  
**IN** - WAKAHARA YASUSHI; others: 02  
**PA** - KOKUSAI DENSHIN DENWA KK; others: 01  
**TI** - MONITORING SYSTEM FOR FAULT OF MASTER MICROPROCESSOR  
**AB** - PURPOSE: To determine a new master microprocessor even if a new master microprocessor and its fault detecting circuit are faulty, by providing a timer which monitors the normalcy of the new master microprocessor.  
 - CONSTITUTION: When a microprocessor 11 as a master microprocessor becomes faulty, fault information is reported to a fault information gathering circuit 2 of a common controlling part 1. The circuit 2 starts a timer circuit 3 and a master microprocessor determining circuit 4. The circuit 4 determines a microprocessor 12 as a new master microprocessor and reports it to microprocessors 11-1n. Microprocessors 11-1n detect through common bus interface circuits 31-3n that the new master microprocessor is changed to the processor 12. In this case, if the processor 12 is faulty or not mounted, the time-out of the circuit 3 occurs because the stop indication of the circuit 3 is not generated, and the circuit 4 is started to instruct the circuit 4 to determine a new master microprocessor again.  
**I** - G06F11/30 ; G06F11/20 ; G06F15/16